CVE-2026-29643

Improper Exception Handling in XiangShan CSR Subsystem Allows Local Denial of Service

Published Apr 20, 2026 CVSS 3.1 · 7.1 High EPSS < 1% KEV · Not listed
Description
XiangShan (Open-source high-performance RISC-V processor) commit edb1dfaf7d290ae99724594507dc46c2c2125384 (2024-11-28) contains an improper exceptional-condition handling flaw in its CSR subsystem (NewCSR). On affected versions, certain sequences of CSR operations targeting non-existent/custom CSR addresses may trigger an illegal-instruction exception but fail to reliably transfer control to the configured trap handler (mtvec), causing control-flow disruption and potentially leaving the core in a hung or unrecoverable state. This can be exploited by a local attacker able to execute code on the processor to cause a denial of service and potentially inconsistent architectural state.

Remediation

No solution or workaround provided in the CVE record

Tracking

Sign in to view the affected projects.

Advisories

No advisories available
History
Type Values Removed Values Added
Title Improper Exception Handling in XiangShan CSR Subsystem Allows Local Denial of Service
Type Values Removed Values Added
Weaknesses CWE-703
Metrics cvssV3_1

{'score': 7.1, 'vector': 'CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:N/I:H/A:H'}

ssvc

{'options': {'Automatable': 'no', 'Exploitation': 'poc', 'Technical Impact': 'partial'}, 'version': '2.0.3'}

Type Values Removed Values Added
First Time appeared Openxiangshan
Openxiangshan xiangshan
Vendors & Products Openxiangshan
Openxiangshan xiangshan
Type Values Removed Values Added
Description XiangShan (Open-source high-performance RISC-V processor) commit edb1dfaf7d290ae99724594507dc46c2c2125384 (2024-11-28) contains an improper exceptional-condition handling flaw in its CSR subsystem (NewCSR). On affected versions, certain sequences of CSR operations targeting non-existent/custom CSR addresses may trigger an illegal-instruction exception but fail to reliably transfer control to the configured trap handler (mtvec), causing control-flow disruption and potentially leaving the core in a hung or unrecoverable state. This can be exploited by a local attacker able to execute code on the processor to cause a denial of service and potentially inconsistent architectural state.
References
Weaknesses

Sources

Status
PUBLISHED
Assigner
mitre
Published
Updated
Apr 21, 2026, 7:50 PM
Reserved
Mar 4, 2026, 12:00 AM
Status
Deferred
Published
Apr 20, 2026, 10:16 PM
Modified
Jun 17, 2026, 10:29 AM