Improper Exception Handling in XiangShan CSR Subsystem Allows Local Denial of Service
Default status is the baseline for the product, each version can override it (e.g. patched versions marked unaffected).
| Vendor | Product | Default status | Versions | ||||||
|---|---|---|---|---|---|---|---|---|---|
| n/a | n/a | affected |
|
No data.
No data.
| Vendor | Product | Versions | ||||||||
|---|---|---|---|---|---|---|---|---|---|---|
| Openxiangshan | Xiangshan |
|
No CVSS v4.0
No CVSS v3.0
No CVSS v2
This CVE is not in the KEV list.
Exploit prediction score: < 1% (0.164% probability within 30 days)
| Type | Values Removed | Values Added |
|---|---|---|
| Title | Improper Exception Handling in XiangShan CSR Subsystem Allows Local Denial of Service |
| Type | Values Removed | Values Added |
|---|---|---|
| Weaknesses | CWE-703 | |
| Metrics |
cvssV3_1
|
| Type | Values Removed | Values Added |
|---|---|---|
| First Time appeared |
Openxiangshan
Openxiangshan xiangshan |
|
| Vendors & Products |
Openxiangshan
Openxiangshan xiangshan |
| Type | Values Removed | Values Added |
|---|---|---|
| Description | XiangShan (Open-source high-performance RISC-V processor) commit edb1dfaf7d290ae99724594507dc46c2c2125384 (2024-11-28) contains an improper exceptional-condition handling flaw in its CSR subsystem (NewCSR). On affected versions, certain sequences of CSR operations targeting non-existent/custom CSR addresses may trigger an illegal-instruction exception but fail to reliably transfer control to the configured trap handler (mtvec), causing control-flow disruption and potentially leaving the core in a hung or unrecoverable state. This can be exploited by a local attacker able to execute code on the processor to cause a denial of service and potentially inconsistent architectural state. | |
| References |
|