CVE-2025-51677

Unpredictable CPU Output from RTL/Netlist Mismatch in openRISC OR1200

Published Jul 17, 2026 CVSS 3.1 · 9.1 Critical EPSS < 1% KEV · Not listed
Description
An issue was discovered in openRISC OR1200 commit 83ac6b. An output mismatch between the RTL and the netlist of the or1200 cpu output port can lead to unexpected behavior.

Remediation

No solution or workaround provided in the CVE record

Tracking

Sign in to view the affected projects.

Advisories

No advisories available
History
Type Values Removed Values Added
Title Unpredictable CPU Output from RTL/Netlist Mismatch in openRISC OR1200
Type Values Removed Values Added
Title Output Mismatch in openRISC OR1200 CPU Leads to Unexpected Behavior
Type Values Removed Values Added
Title Output Mismatch in openRISC OR1200 CPU Leads to Unexpected Behavior
Type Values Removed Values Added
Weaknesses CWE-116
Metrics cvssV3_1

{'score': 9.1, 'vector': 'CVSS:3.1/AV:N/AC:L/PR:N/UI:N/S:U/C:N/I:H/A:H'}

ssvc

{'options': {'Automatable': 'yes', 'Exploitation': 'none', 'Technical Impact': 'partial'}, 'version': '2.0.3'}

Type Values Removed Values Added
First Time appeared Openrisc
Openrisc or1200
Vendors & Products Openrisc
Openrisc or1200
Type Values Removed Values Added
Description An issue was discovered in openRISC OR1200 commit 83ac6b. An output mismatch between the RTL and the netlist of the or1200 cpu output port can lead to unexpected behavior.
References
Weaknesses

Sources

Status
PUBLISHED
Assigner
mitre
Published
Updated
Jul 20, 2026, 6:14 PM
Reserved
Jun 16, 2025, 12:00 AM
Status
Deferred
Published
Jul 17, 2026, 8:17 PM
Modified
Oct 13, 2026, 9:10 AM