Unpredictable CPU Output from RTL/Netlist Mismatch in openRISC OR1200
Default status is the baseline for the product, each version can override it (e.g. patched versions marked unaffected).
| Vendor | Product | Default status | Versions | ||||||
|---|---|---|---|---|---|---|---|---|---|
| n/a | n/a | affected |
|
No data.
No data.
| Vendor | Product | Versions | ||||||||
|---|---|---|---|---|---|---|---|---|---|---|
| Openrisc | Or1200 |
|
No CVSS v4.0
No CVSS v3.0
No CVSS v2
This CVE is not in the KEV list.
Exploit prediction score: < 1% (0.626% probability within 30 days)
| Type | Values Removed | Values Added |
|---|---|---|
| Title | Unpredictable CPU Output from RTL/Netlist Mismatch in openRISC OR1200 |
| Type | Values Removed | Values Added |
|---|---|---|
| Title | Output Mismatch in openRISC OR1200 CPU Leads to Unexpected Behavior |
| Type | Values Removed | Values Added |
|---|---|---|
| Title | Output Mismatch in openRISC OR1200 CPU Leads to Unexpected Behavior |
| Type | Values Removed | Values Added |
|---|---|---|
| Weaknesses | CWE-116 | |
| Metrics |
cvssV3_1
|
| Type | Values Removed | Values Added |
|---|---|---|
| First Time appeared |
Openrisc
Openrisc or1200 |
|
| Vendors & Products |
Openrisc
Openrisc or1200 |
| Type | Values Removed | Values Added |
|---|---|---|
| Description | An issue was discovered in openRISC OR1200 commit 83ac6b. An output mismatch between the RTL and the netlist of the or1200 cpu output port can lead to unexpected behavior. | |
| References |
|