Default status is the baseline for the product, each version can override it (e.g. patched versions marked unaffected).
| Vendor | Product | Default status | Versions | ||||||
|---|---|---|---|---|---|---|---|---|---|
| AMD | Kria(TM) SOM | affected |
|
||||||
| AMD | Zynq UltraScale+ MPSoCs | affected |
|
||||||
| AMD | Zynq UltraScale+ RFSoCs | affected |
|
No data.
No data.
| Vendor | Product | Versions |
|---|---|---|
| Amd | Zynq Ultrascale+ | — |
| Source | ID | Title |
|---|---|---|
EUVD |
EUVD-2025-32545 | In AMD Zynq UltraScale+ devices, the lack of address validation when executing CSU runtime services through the PMU Firmware can allow access to isolated or protected memory spaces resulting in the loss of integrity and confidentiality. |
No CVSS v4.0
No CVSS v3.0
No CVSS v2
This CVE is not in the KEV list.
Exploit prediction score: < 1% (0.129% probability within 30 days)
| Type | Values Removed | Values Added |
|---|---|---|
| First Time appeared |
Amd
Amd zynq Ultrascale+ |
|
| Vendors & Products |
Amd
Amd zynq Ultrascale+ |
| Type | Values Removed | Values Added |
|---|---|---|
| Metrics |
ssvc
|
| Type | Values Removed | Values Added |
|---|---|---|
| Description | In AMD Zynq UltraScale+ devices, the lack of address validation when executing CSU runtime services through the PMU Firmware can allow access to isolated or protected memory spaces resulting in the loss of integrity and confidentiality. | |
| Weaknesses | CWE-1284 | |
| References |
| |
| Metrics |
cvssV3_1
|