CVE-2018-5407
openssl: Side-channel vulnerability on SMT/Hyper-Threading architectures (PortSmash)
Simultaneous Multi-threading (SMT) in processors can enable local users to exploit software vulnerable to timing attacks via a side-channel timing attack on 'port contention'.
CVSS 3.1 · 4.7 Medium
EPSS 3.4%
KEV · Not listed
Vendors
Products